Skip to content

REVA Documentation

Packet Spacing

Initializing search

REVA Documentation

Home
Quick Tour
Instrument Identity
Development Philosophy
Internal Subsystems
Document Map
Architecture
Architecture
- Overview
- Timer1
- Timer2
- Packet Scheduler
- Packet Executor
- EEPROM
- OLED
Hardware
Hardware
- Overview
- ATmega328P
- D9 OC1A
- D10 OC1B
- IR2304
- Half Bridge
- OLED Display
- Buttons
- Resource Map
Firmware
Firmware
- Overview
- Setup
- Loop
- Interrupts
- Timer1 ISR
- Timer2 ISR
- Timing Domains
- EEPROM Storage
Source Code
Source Code
Operator
Operator
- Overview
- Startup
- Controls
- Display
- Profiles
- Workflow
- Measurements
Parameters
Parameters
Packet Families
Packet Families
- Overview
- Equal
- Increasing
- Decreasing
- Dense
- Sparse
- Exponential
- Fibonacci
- Lucas
- Golden Ratio
- Prime
- Mirror
- Symmetric
- Ping
- Random
Signal Chain
Signal Chain
State Machine
State Machine
Protection
Protection
Theory
Theory
- Overview
- Frequency
- Duty Cycle
- Carrier
- Burst
- Packet
- Segment
- Envelope
- Timing
- Packet Geometry
- Packet Density
- Packet Spacing Packet Spacing
  Table of contents
  - Controlled By
  - Related Pages

Table of contents

Controlled By
Related Pages

Packet Spacing¶

Packet spacing describes the temporal distance between segments.

Controlled By¶

gap_scale

Related Pages¶

packet_density

© 2025 REVA Project. Built by engineers for engineers.

Made with Material for MkDocs