Skip to content

Timer1

Purpose

Timer1 generates the carrier waveform.

It is the highest-priority timing subsystem inside REVA.


Responsibilities

  • Carrier frequency generation.
  • Duty cycle generation.
  • Complementary outputs.
  • Stable pulse timing.

Inputs


Outputs

Timer1
 ↓
D9 / OC1A
D10 / OC1B
 ↓
Half Bridge

Position Inside REVA

Packet Scheduler
       ↓
Packet Executor
       ↓
Timer2
       ↓
Timer1
       ↓
Half Bridge

Protected Area

Timer1 is considered a protected subsystem.

Changes should only be made with good reason.